About this role
Role Summary:
· Define SoC analog architecture and IP requirements starting from system level specifications.
· Drive circuit architectures definition and best-in-class design implementation capable of meeting R&D targets in terms of innovation, performance and reliability.
· Create and ensure robust and high-quality IP from requirements.
· Project leading and manager of the analog team assigned to the project.
· Ownership for the implementation, simulation, layout, and validation of mixed signal IP for microcontrollers (MCUs). This IP could be data converters (ADC, DAC), clock generators (crystal oscillators, free running oscillators, PLL) or any other miscellaneous analog or mixed signal IP that adds value to NXP MCUs products, in line with R&D design methodology.
· Local or remote co-working with the other project leader during SOC design execution.
· Provide technical documentation required for design reviews, SOC integration, industrialization and reliability.
Your Responsibility:
· Define SOC analog architecture and IP-level specifications related to microcontroller products (MCU) new design with the target of quality and industrialization.
· Verify expected performances are met using simulation (behavioral, transistor level or combinations) and they are matching silicon performances.
· Drive analog team during new SOC development and alignment with R&D global design methodology.
· Co-operation with SOC teams on quality integration of the analog IP/modules within new SOC products.
Role Summary:
· Define SoC analog architecture and IP requirements starting from system level specifications.
· Drive circuit architectures definition and best-in-class design implementation capable of meeting R&D targets in terms of innovation, performance and reliability.
· Create and ensure robust and high-quality IP from requirements.
· Project leading and manager of the analog team assigned to the project.
· Ownership for the implementation, simulation, layout, and validation of mixed signal IP for microcontrollers (MCUs). This IP could be data converters (ADC, DAC), clock generators (crystal oscillators, free running oscillators, PLL) or any other miscellaneous analog or mixed signal IP that adds value to NXP MCUs products, in line with R&D design methodology.
· Local or remote co-working with the other project leader during SOC design execution.
· Provide technical documentation required for design reviews, SOC integration, industrialization and reliability.
Your Responsibility:
· Define SOC analog architecture and IP-level specifications related to microcontroller products (MCU) new design with the target of quality and industrialization.
· Verify expected performances are met using simulation (behavioral, transistor level or combinations) and they are matching silicon performances.
· Drive analog team during new SOC development and alignment with R&D global design methodology.
· Co-operation with SOC teams on quality integration of the analog IP/modules within new SOC products.
· Provide documentation of the design, design reviews, and integration requirements of IP and sub-systems.
· Guarantee post tape-out support – characterization, production test, life testing, debug.
Your Profile:
· Bachelor's degree in electronic/electrical engineering required, Master’s degree is preferred.
· 10+ years of product development with IC-design Company experience.
· Experience with one or more of these IP areas: ADC, DAC, PLL, oscillators, Voltage and current references, LDO, DC-DC, PGA, amplifiers, filters, etc...
· Experience creating and using behavioral models is a plus (AMS, DMS, Matlab, System-C or equivalent).
· Strong communication and teamwork skills are required.
· Mentoring and development of junior engineers.
#LI-7013Jobs Hindustan copied this listing from NXP Semiconductors' official careers site on 30 October 2026 and checked it again 1 November at 5:47 am IST. NXP Semiconductors never asks candidates for money. If anyone does, it is a scam.
Apply on NXP Semiconductors' site
Similar hardware & vlsi jobs in Pune
ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years
Cisco
● Participate in analog/mixed-signal design for Cisco's next generation silicon photonics driver integrated circuits for 100G/200G/400G per Lambda solutions.
- Pune
- 7+ yrs
ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs | 8-12 Years | Pune/ Bangalore)
Cisco
The Digital Design Lead for the Client Optics Group (COG) provides essential technical leadership in the development of digital logic for silicon photonics, ensuring high-performance…
- Pune, Bengaluru
- 8+ yrs
ASIC Engineering Digital Design Leader (Digital design, FSM, CPU sub-systems, complex SOCs | 12-16 Years | Pune/ Bangalore)
Cisco
The Digital Design Lead for the Client Optics Group (COG) provides essential technical leadership in the development of digital logic for silicon photonics, ensuring high-performance…
- Pune, Bengaluru
- 12+ yrs
Senior System Software Engineer - GPU and SOC
NVIDIA
NVIDIA is searching for a highly motivated, creative engineer to join the GPU Software team. As a GPU/SOC system software engineer, you will work with a team of very dedicated software and…
- Pune, Bengaluru
- 5+ yrs
Mixed Signal Verification Lead Engineer
NXP Semiconductors
Verification strategy for mixed signal designs and systems. · Create verification plans and tracability of requirements to ensure they are covered
- Pune
- 10+ yrs